Specifying Component Behavior with Port State Machines

Abstrakt

In this paper, we propose the Port State Machine to model the communication on a Port of a UML 2.0 component, to capture the interleaving and nesting of operation calls on provided and required interfaces of the Port.