Charles Explorer logo
🇬🇧

Planar Edge Schottky Barrier-Tunneling Transistors Using Epitaxial Graphene/SiC Junctions

Publication at Faculty of Mathematics and Physics |
2014

Abstract

A purely planar graphene/SiC field effect transistor is presented here. The horizontal current flow over one-dimensional tunneling barrier between planar graphene contact and coplanar two-dimensional SiC channel exhibits superior on/off ratio compared to conventional transistors employing vertical electron transport.

Multilayer epitaxial graphene (MEG) grown on SiC(000 (1) over bar) was adopted as the transistor source and drain. The channel is formed by the accumulation layer at the interface of semi-insulating SiC and a surface silicate that forms after high vacuum high temperature annealing.

Electronic bands between the graphene edge and SiC accumulation layer form a thin Schottky barrier, which is dominated by tunneling at low temperatures. A thermionic emission prevails over tunneling at high temperatures.

We show that neglecting tunneling effectively causes the temperature dependence of the Schottky barrier height. The channel can support current densities up to 35 A/m.